Article

Article title THE ENERGY MODELS OF ASYNCHRONOUS FUNCTIONAL BLOCKS IN CMOS VLSI
Authors A.V. Kovalev, S.A. Bushin
Section SECTION V. MODELING OF COMPLEX SYSTEMS
Month, Year 12, 2009 @en
Index UDC 621.382.82 (076.5)
DOI
Abstract The models to evaluate the consumption power and delays of the various realizations of single-rail asynchronous elements described in this paper. The models’ result differ no more than 10% in comparison with SPICE-modeling. The best static element is symmetric and the worth case is the element with the weak feedback. The models can be used in CAD systems for an asynchronous logic layout optimization.

Download PDF

Keywords Asynchronous logic; low-power; design methods; CMOS elements; VLSI; energy dissipation.
References 1. Furber S. Computing without clocks: Micropipelining the ARM processor // Asynchronous Digital Circuit Design, G. Birtwistle and A. Davis, Eds. New York: Springer-Verlag, 1995. − P. 211-262.
2. van Berkel K., Burgess R., Kessels J., Peeters A., Roncken M., Schalij F. A fully-asynchronous low-power error corrector for the DCC player // IEEE J. Solid-State Circuits, vol. 29, Dec. 1994. − P. 1429-1439.
3. Sutherland I.E. Micropipelines // Commun. ACM, vol. 32, June 1989. − P. 720-738.
4. Shams M., Ebergen J.C., Elmasry M.I. Optimizing CMOS implementations of C-element // Proc. Int. Conf. Comput. Design (ICCD), Oct. 1997. − P. 700-705.
5. Furber S. B. and Day P. Four-phase micropipeline latch control circuits // IEEE Trans VLSI Syst., vol. 4, June 1996. − P. 247-253.
6. Peeters A.M. G. Single-Rail Handshake Circuits, Ph.D. dissertation. Eindhoven Univ. Technol., The Netherlands, June 1996.
7. Shams M., Ebergen J.C., and Elmasry M.I. Modeling and comparing CMOS implementations of the C-element // Dep. Comput. Sci., Univ. Waterloo, Waterloo, Ont., Canada, Tech. Rep. CS-98-12, May 1998.
8. Martin A.J. Formal progress transformations for VLSI circuit synthesis // Formal Development of Programs and Proofs E. W. Dijkstra, Ed. Reading, MA: Addison-Wesley, 1989. − P. 59-80.
9. Van Berkei K. Beware the isochronic fork // Integration, The VLSI J., vol. 13, June 1992. − P. 103-128.
10. Ковалев А.В. Метод проектирования быстродействующих асинхронных цифровых устройств с малым энергопотреблением // Известия вузов. Электроника. – 2009. – № 1.– C. 48-53.

Comments are closed.