Article

Article title THE COMPLEX HYBRID GENETIC ALGORITHM FOR CIRCUIT PARTITIONING
Authors A.N. Dukkardt, B.K. Lebedev
Section SECTION I. EVOLUTIONARY MODELING, GENETIC AND BIONIC ALGORITHMS
Month, Year 04, 2008 @en
Index UDC 681.3.001.63+007.52:611.81
DOI
Abstract Minimization of general delay in a circuit increases of fast-acting, therefore as one of criteria the timing-delay was chosen. Applying of new technologies and mechanisms of genetic search witch increase its efficiency, development new encoding of decisions as structured and multichromosomal interpretation similarly plays an important role for partitioning problem. Applying of new technologies is confirmed by experimental researches.

Download PDF

Keywords сircuit partitioning, genetic algorithms, genetic search, hybrid genetic algorithm, simulated annealing, evolutionary modeling methods for circuit partitioning.
References 1. Дуккардт А.Н. Методы Генетического поиска для мультихромосомных представлений // VII Всеросийская научная конференция студентов и аспирантов «Техническая кибернетика, радиоэлектроника, и системы управления». – Таганрог, 2004. – С. 108.
2. Дуккардт А.Н., Лебедев Б.К. Разбиение на основе комбинированных генетических процедур // Известия ТРТУ. – 2006. – № 8(63). – С. 46-51.
3. Дуккардт А.Н. Решение задачи разбиения на основе процедуры «Выбивания» // Извес-
тия ТРТУ. Тематический выпуск "Интеллектуальные САПР". – Таганрог: Изд-во ТРТУ,
№ 6, 2006. – С. 63-66.
4. Лебедев Б.К. Методы поисковой адаптации в задачах автоматизированного проектиро-
вания СБИС: Монография. – Таганрог: Изд-во ТРТУ, 2000. – 192 с.
5. Alpert C.J. et all. Hypergraph Partitioning with Fixed Vertices // V.19, №2, February 2002,
pp. 267 – 271.
6. Navaratnasothie, Selvakkumaran, Kia Bazargan, George Karypis. Multi-objective Circuit
Partitioning for Cutsize and Path-Based Delay Minimization. ICCAD 2002
7. J. Cong, C. Wu, ‘Global Clustering-Based Performance-Driven Circuit Partitioning’, Proc.
ISPD, 2002.
8. J. Minami, T. Koide, S. Wakabayashi, ‘An Iterative Improvement Circuit Partitioning Algo-
rithm under Path Delay Constraints’, IEICE Trans. Fundamentals, Dec. 2000.
9. S.-L Ou, M. Pedram, ‘Timing-driven Partitioning Using Iterative Quadratic Programming’, at
http://atrak.usc.edu/~massoud/, see “Coming Attractions!”, 2001.
10. P. Zarkesh-Ha, J.A. Davis, J.D. Meindl, ‘Prediction of Net-Length Distribution for Global
Interconnects in a Heterogeneous System-on-a-Chip’, IEEE Trans. VLSI Systems, Dec. 2000

Comments are closed.