Article

Article title CODE-TO-VOLTAGE CONVERTERS FOR THE TERNARY SUMMETRIC NUMERAL SYSTEM
Authors V.G. Galalu
Section SECTION IV. COMPUTER ENGINEERING AND COMPUTER SCIENCE
Month, Year 04, 2015 @en
Index UDC 621.335.2
DOI
Abstract The ternary scale of notation has basic arithmetic advantages in comparison with a classical binary scale of notation, it is more economic (by 1,5-2 times) and possesses big speed (less operations of shift and transfers when performing operations of addition, multiplication and division).The foundation of scale is number 3.The peculiarity of a ternary scale of notation is the usage for submission of each category of a number of three figures {1,0,1}, i.e. the basic system of elements must have a memory element with three steady states. Simple rules of addition, subtraction and multiplication for a ternary scale of notation have been developed. It is obvious that the operating systems that will demand a development of corresponding ADC and DAC will become one of the first usages of the processor with a ternary numeral system. In the article three variants of creation of DAC for a ternary numeral system have been considered. Implementation of DAC on an attenuator of a ladder type with summation of equal positive and negative currents is represented to the simplest. Formulas for calculation of resistors of an attenuator have been received. The experimental check of 5-digit DAC completely confirmed the appropriateness of the received analytical expressions. At turning on of each generator of current, tension was separately formed: 1500mv, 500mv, 167mv, 58mv, 19mv, i.e. a coefficient of division 3,000 was provided with the requisite accuracy. The option of creation of DAC with summation of tension on an attenuator of ladder type was considered. The analysis confirmed that such DAC can be constructed on resistors only of 2 face values. The experimental verification of the scheme of 5-digit DAC with sum- mation of tension at R=2kom and 0,75r=1,5kom completely confirmed theoretical results. At a reference tension 5,000 B output tension made: 2500mv, 833mv, 278mv, 93mv, 31mv. The scheme DAC with summation of the weighed currents on an entrance of the operational amplifier was investigated. Weight resistors for basic tension 5,000 B (REF02) were calculated. At experimental check of 5-digit DAC with weight resistors output tension corresponding to a ternary numeral system was also received. Thus, all three considered DAC can be used for the devices using a ternary numeral scale. The main difference of these DAC from traditional DAC in a binary numeral scale is application of three-position keys, other face values of resistors and by 1,5 times a smaller expense of the equipment. All three options of DAC can be realized in microelectronic execution.

Download PDF

Keywords Ternary notation; the code–voltage converter; voltage divider; current generators; ladder attenuator.
References 1. Stakhov A.P. The Mathematics of Harmony. From Euclid to Contemporary Mathematics and Computer Science, New Jersey, London, Singapore, Hong Kong: World Scientific, 2009б 748 p.
2. Stakhov A.P. A generalization of the Fibonacci Q-matrix, Doklady Akademii nauk Ukrainy [Reports of Academy of Sciences of Ukraine], 1999, No. 9, pp. 46-49.
3. Stakhov A. The “golden” matrices and a new kind of cryptography, Chaos, Solitons & Fractals, 2007, Vol. 32, Issue 3, pp. 1138-1146.
4. Stakhov AP. Brousentsov’s ternary principle, Bergman’s number system and ternary mirror-symmetrical arithmetic, The Computer Journal, 2002, Vol. 45, No. 2, pp. 222-236.
5. Stakhov A. Fibonacci matrices, a generalization of the “Cassini formula”, and a new coding theory, Chaos, Solitons & Fractals, 2006, Vol. 30, Issue 1, pp. 56-66.
6. Stakhov A.P. Pod znakom «Zolotogo secheniya». Monografiya [Under the sign of the "Golden section". Monograph]. Vinnitsa: TOV «ITI», 2003, 384 p.
7. Galalu V.G., Gordienko L.V. Analogo-tsifrovye preobrazovateli dlya troichnoy simmetrichnoy sistemy schisleniya [Analog-to-digital converters for ternary symmetrical number system], Materialy Mezhdunarodnoy konferentsii SMIE [Proceedings of the International conference SMI – 2014], 2014. Taganrog: ITA YuFU, 2014. Part 2, pp. 17-23.
8. Turulin I.I., Galalu V.G. Preobrazovanie analogovykh izmeritel'nykh signalov: Uchebnoe posobie [Converting analog measurement signals: a tutorial]. Taganrog: Izd-vo Taganrogskogo instituta im. A.P. Chekhova, 2015, 132 p.
9. Galalu V.G., Turulin I.I. Pomekhi na vkhodakh izmeritel'nykh system [Interference at the in-puts of the measuring systems]. Taganrog: Izd-vo YuFU, 2014, 122 p.
10. Galalu V.G. Preobrazovateli kod-napryazhenie dlya tsifrovykh vol'tmetrov [The code-to-voltage digital voltmeters], Izvestiya vuzov. Priborostroenie [Izvestiya vysshikh uchebnykh zavedeniy. Priborostroenie], 2011, Vol. 54, No. 3, pp. 51-54.
11. Galalu V.G. Preobrazovateli kod-napryazhenie s summirovaniem vzveshennykh tokov na attenyuatore lestnichnogo tipa [The code-to-voltage with the sum of the weighted currents in the ladder-type attenuator], Izvestiya vuzov. Priborostroenie [Izvestiya vysshikh uchebnykh zavedeniy. Priborostroenie], 2010, Vol. 53, No. 1, pp. 54-58.
12. Galalu V.G. Otsenka dostizhimoy razryadnosti bazovoy skhemy preobrazovatelya kod-napryazhenie [Assessment of achievable capacity of the base code Converter circuit-voltage], Izvestiya vuzov. Elektronika [Izvestiya vysshikh uchebnykh zavedeniy. Electronics], 2010, No. 6 (86), pp. 19-24.
13. Borodyanskiy I.M., Galalu V.G., Khalo P.V. 14-razryadnyy preobrazovatel' kod-tok [14-bit Converter code-current], Pribory i tekhnika eksperimenta [Instruments and Experimental Techniques], 2003, Vol. 46, No. 3, pp. 81-83.
14. Borodyanskiy I.M., Galalu V.G., Khalo P.V. Lineynyy preobrazovatel' kod-tok [Linear code Converter-current], Pribory i tekhnika eksperimenta [Instruments and Experimental Techniques], 2003, Vol. 46, No. 4, pp. 63-64.
15. Galalu V.G., Khalo P.V. Preobrazovateli postoyannogo toka s nizkim urovnem pul'satsiy [DC-DC Converter with low ripple], Pribory i tekhnika eksperimenta [Instruments and Experimental Techniques], 2004, Vol.47, No. 6, pp. 781-783.
16. Galalu V.G., Khalo P.V., Borodyanskiy I.M. Modul' moshchnogo preobrazovatelya kod-tok [Module powerful Converter code-current], Pribory i tekhnika eksperimenta [Instruments and Experimental Techniques], 2005, Vol. 48, No. 3, pp. 165.
17. Galalu V.G. PKN dlya troichnoy sistemy schisleniya [APF for ternary number system], Materialy Mezhdunarodnoy nauchnoy konferentsii “Optimal'nye metody resheniya nauchnykh i prakticheskikh zadach” [Proceedings of the International scientific conference “Optimal methods for solving scientific and practical problems”], 2004, Part 3, pp. 11-16.
18. Galalu V.G. Preobrazovatel' kod-napryazhenie dlya tsifrovykh vol'tmetrov [The code Converter-voltage digital voltmeters], Materialy Mezhdunarodnoy nauchnoy konferentsii “Tsifrovye metody i tekhnologii” [Proceedings of the International scientific conference “Digital methods and technologies”], 2005, Part 4, pp. 20-24.
19. Galalu V.G. PKN dlya kodov Fibonachchi [SDH codes for Fibonacci], Materialy nauchnoy konferentsii “Optimal'nye metody resheniya nauchnykh i prakticheskikh zadach” [Materials of scientific conference “Optimal methods for solving scientific and practical problems”], 2005, Part 3, pp. 16-20.
20. Galalu V.G. Digital analog converter for Fibonacci code, International conference Digital techniques for solving scientific and applied problems, 2005, Part 3, pp. 16-20.
21. Galalu V.G. DAC sums up voltages using ladder type attenuator for Fibonacci code, International conference Digital techniques for solving scientific and applied problems, 2005, Part 3, pp. 20-25.
22. Galalu V.G. Preobrazovateli kod-napryazhenie s summirovaniem tokov na attenyuatorakh lestnichnogo tipa [The code-to-voltage summing currents at the ladder-type attenuators]. Taganrog: Izd-vo TTI YuFU, 2009, 186 p.
23. Ratkhor T.S. Tsifrovye izmereniya. ATsP / TsAP [Digital measurement. ADC / DAC]. Moscow: Tekhnosfera 2006, 392 p.
24. Galalu V.G., Dubova Yu.A. Eksperimental'noe issledovanie prostykh tranzistornykh generatorov toka [Experimental study of a simple transistor current generators], Tsifrovye metody i tekhnologii [Digital Methods and Technologies], 2006, pp. 15-24.
25. Fedorkov B.G., Telets V.A. Mikroskhemy TsAP i ATsP: parametry i funktsionirovanie, primenenie [Chip DAC and ADC: settings and operation, application]. Moscow: Energoatomizdat, 1990, 320 p.
26. Bystrodeystvuyushchie integral'nye skhemy ATsP i TsAP [High-speed integrated circuits ADC and DAC], Under ed. A.-Y. Martsinkyavichusa, E.–A. Bagdanskisa. Moscow: Radio i svyaz', 1988, 224 p.
27. Sasi Saketh K., Reena Monica P. Ternary logic implementation and its applications using CNTFET, Proceedings of the 2013 International Conference on Advanced Electronic Systems, ICAES 2013, art. no. 6659414, pp. 304-306.
28. Rathore T.S., Khot U.P. Voltage mode-to-current mode transformation, International Journal of Engineering and Technology, 2012, No. 4 (5), pp. 349-363.
29. Rathore T.S. Weighted resistor current digital-to-analog converters, IETE Journal of Research, 2005, No. 51 (4), pp. 267-272.
30. Guerber J., Venkatram H., Gande M., Waters A., Moon U.-K. A 10-b ternary SAR ADC with quantization time information utilization, IEEE Journal of Solid-State Circuits, 2012, No. 47 (11), art. no. 6302208, pp. 2604-2613.

Comments are closed.