Article

Article title THE METHOD OF ACCELERATED SIMULATION OF HETEROGENEOUS MULTICORE SYSTEMS ON CHIP WITH RECONFIGURABLE MEMORY
Authors V.S. Gavrilov, D.I. Ryzhova, A.N. Schelokov
Section SECTION VI. COMPUTER COMPLEXES OF NEW GENERATION AND NEUROCOMPUTERS
Month, Year 07, 2013 @en
Index UDC 621.3.049.771.14
DOI
Abstract The aim of this work is the development methods and algorithms is to achieve a reasonable compromise between speed and completeness of modeling in the route of hardware-software verification systems on chip (SoC) «Multicore». A distinctive feature of the proposed approach is the pipeline processing of instructions in the simulation of separate devices with saving concurrent access of the individual components to the resources of the model, and the heterogeneous multicore SoC with reconfigurable memory modeling, providing synchronization solutions for multicore systems with a significant increase in performance compared with the simulation of RTL models.

Download PDF

Keywords Systems on chip modeling; multicore synchronization; heterogeneous multicore SoC with reconfigurable memory.
References 1. Солохина Т.В. Архитектура DSP-акселераторов на базе платформы "Мультикор" для суперкомпьютеров нового поколения // Проблемы разработки перспективных микро- и наноэлектронных систем – 2008. Сборник научных трудов / Под общ. ред. А.Л. Стемпковского. – М.:ИППМ РАН, 2008. – С. 415-418.
2. Samir Palnitkar. Verilog HDL. A Guide to Digital Design and Synthesis // Pearson Education, ISBN: 81-7758-918-0.
3. Бибило П.Н. Основы языка VHDL. – М.: Солон-Р, 2002.
4. Overview. First time use of OVP simulators and emulators with MIPS processors and platforms // http://www.ovpworld.org/first_MIPS.php.
5. Emulation Baseboard Real-Time System Model User Guide // http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0424b/index.html.

Comments are closed.